ÀÚÀ¯·Ó°Ô °Ô½Ã¹°À» ¿Ã¸±¼öÀÖ´Â °Ô½ÃÆÇÀÔ´Ï´Ù.
  • À¯³âÃß¾ï
  • Çб³»ýȰ
  • ÀÔ½ÃÁغñ
  • ´ëÇлýȰ
  • ±º»ýȰ
  • ¾Ë¹Ù»ýȰ
  • Ãë¾÷Áغñ
  • Á÷Àå»ýȰ
  • ¿ø·ë»ýȰ
  • ¿¬¾ÖÁß
  • °áÈ¥Áغñ
  • Áý¾È»ì¸²
  • Àڳ౳À°
  • â¾÷Áغñ
  • À̹ÎÀ¯ÇÐ
  • ³ëÈÄ»ýȰ
  • Àüüº¸±â


·¥À» Çϳª »ì·Á°í Çϴµ¥..

 
ÀúÈñÁý·¥ÀÌ 512 ÇϳªÀÎÁÙ ¾Ë¾Ò´Âµ¥ 256 µÎ°³´õ±º¿ä

Samsung M3 68L3223FTN-CCC
¸Þ¸ð¸® ¸ðµâ ¼Ó¼º
¸ðµâ¸í Samsung M3 68L3223FTN-CCC
ÀÏ·Ã ¹øÈ£ F3015961h
Á¦Á¶ ³¯Â¥ 6 ÁÖ / 2004
¸ðµâ Å©±â 256 MB (1 rows, 4 banks)
¸ðµâ À¯Çü Unbuffered
¸Þ¸ð¸® À¯Çü DDR SDRAM
¸Þ¸ð¸® ¼Óµµ PC3200 (200 MHz)
¸ðµâÆø 64 bit
¸ôµâ Àü¾Ð SSTL 2.5
¿À·ù °ËÃâ ¹æ¹ý ¾øÀ½
°»½ÅÀ² Ãà¼Ò (7.8 us), Self-Refresh
ÃÖ°í CAS Áö¿¬½Ã°£ 3.0 (5.0 ns @ 200 MHz)
2¹øÂ° ÃÖ°í CAS Áö¿¬½Ã°£ 2.5 (6.0 ns @ 166 MHz)

¸Þ¸ð¸® ¸ðµâ Ư¡
Early RAS# Precharge ¹ÌÁö¿ø
Auto-Precharge ¹ÌÁö¿ø
Precharge All ¹ÌÁö¿ø
Write1/Read Burst ¹ÌÁö¿ø
Buffered Address/Control Inputs ¹ÌÁö¿ø
Registered Address/Control Inputs ¹ÌÁö¿ø
On-Card PLL (Clock) ¹ÌÁö¿ø
Buffered DQMB Inputs ¹ÌÁö¿ø
Registered DQMB Inputs ¹ÌÁö¿ø
Differential Clock Input Áö¿ø
Redundant Row Address ¹ÌÁö¿ø

ÀÌ·±·¥ÀÌ 2°³Àä
·¥À» 1GB¸¸µé°í ½ÍÀºµ¥ ¹» »ç¾ß Çϳª¿ä? °í¼ö´ÔµéÀÇ ¸»¾¸ ºÎʵ右´Ï´Ù

2005-02-23 11:37:21
766 ¹ø ÀÐÀ½
  ÃÑ 1 °³ÀÇ ´ñ±ÛÀÌ ÀÖ½À´Ï´Ù.
  1. 1. ½ÃÀÛ '05.2.23 3:59 PM ½Å°í
¢Ñ ·Î±×ÀÎ ÈÄ ÀǰßÀ» ³²±â½Ç ¼ö ÀÖ½À´Ï´Ù
 Ä³½Ã¼±¹°





365ch.com 128bit Valid HTML 4.01 Transitional and Valid CSS!
ű×